Record=TopLevelDocument|FileName=Configuration.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U1|DocumentName=Main FPGA.SchDoc|LibraryReference=EP3C10E144C8|SubProjectPath= |Configuration= |Description=Cyclone III Family FPGA, 94 I/O Pins, 4 PLLs, 144-Pin EQFP, Speed Grade 8, Commercial Grade|NexusDeviceId=EP3C10E144C8|SubPartUniqueId1=EHNPJDOQ|SubPartDocPath1=Main FPGA.SchDoc|SubPartUniqueId2=QDSAVMSD|SubPartDocPath2=Main FPGA.SchDoc|SubPartUniqueId3=KFXFYFOC|SubPartDocPath3=Main FPGA.SchDoc|SubPartUniqueId4=HRRSUPCT|SubPartDocPath4=Main FPGA.SchDoc|SubPartUniqueId5=YNTQOYGU|SubPartDocPath5=Main FPGA.SchDoc|SubPartUniqueId6=EDAUSYUC|SubPartDocPath6=Main FPGA.SchDoc|SubPartUniqueId7=OMFAKQRK|SubPartDocPath7=Main FPGA.SchDoc|SubPartUniqueId8=WSMLUYIQ|SubPartDocPath8=Main FPGA.SchDoc|SubPartUniqueId9=MSAWHAPO|SubPartDocPath9=Main FPGA.SchDoc|SubPartUniqueId10=AEGWANYQ|SubPartDocPath10=Configuration.SchDoc|SubPartUniqueId11=YKCAKKBO|SubPartDocPath11=Power.SchDoc|SubPartUniqueId12=YIRJVXEY|SubPartDocPath12=Power.SchDoc|SubPartUniqueId13=DKQLPFPJ|SubPartDocPath13=Power.SchDoc
